Synthesis and Implementation of a Signal-Type Asynchronous Data Communication Mechanism

This paper describes the synthesis and hardware implementation of a signal-type asynchronous data communication mechanism (ACM). Such an ACM can be used in systems where a data-driven (“lazy”) logic must be interfaced with a time-driven (“busy”) environment. A new classification system for ACMs is introduced. The conceptual definition of the signal ACM (called simply “Signal”) is refined using Petri net techniques. Based on this, a more precise, state graph specification of a twoslot Signal is then constructed. Using theory of regions, a Petri net specification of the ACM is synthesized from the state graph. The Petri net model is then translated into a hardware implementation, which is entered into Cadence tools. Simulation results show that the hardware does conform to the definitions and specifications. The techniques employed in this work are potentially useful in the development of an automated process of synthesising similar systems.